


קריאה ממיר ADC של כרטיס DE10lite

ללוח DE10-Lite יש שמונה כניסות אנלוגיות המחוברות ל-ADC1 של MAX 10 FPGA


6 כניסות A0 - A5 דרך מחבר JP8.

המתח המרבי בכל כניסה אנלוגית במחבר מותאם ל-5V (מתח הכניסה עובר דרך מעגל פנימי המוריד למתח כניסה מרבי של 2.5V)



Connections between the Arduino Analog input and MAX 10 FPGA

תיאור סכמתי של הממיר



לממיר כניסת clk הקובעת את זמן ההמרה ו-Rst הפעיל בגבוה

ערך המוצא הדיגיטלי ניתן לחישוב על פי הנוסחה הבאה:

$$DataOut = \frac{V_{in}}{5/2^{12}}$$

שלבים בשילוב הממיר

פתיחת פרויקט

New Project Wizard

Directory, Name, Top-Level Entity

What is the working directory for this project?

D:/project/pro25/fpga/adc

What is the name of this project?

adc

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

adc

[Use Existing Project Settings...](#)

Project Type

Select the type of project to create.

☒ Empty project

Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.

☐ Project template

Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the [Design Store](#).

Add Files

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

Note: you can always add design files to the project later.

File name:

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version
-----------	------	---------	-----------------------------	-------------

Specify the path names of any non-default libraries.

בחירת רכיב

Family, Device & Board Settings

Device | Board

Select the family and device you want to target for compilation.
You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family: **MAX 10 (DA/DF/DC/SA/SC)**
Device: All

Target device:
☐ Auto device selected by the Fitter
☒ Specific device selected in 'Available devices' list
☐ Other: n/a


Show in 'Available devices' list:
 Package: Any
 Pin count: Any
 Core speed grade: Any
 Name filter: 10m50daf484
☒ Show advanced devices

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit el
10M50DAF484C7G	1.2V	49760	360	360	1677312	288

ניכנס ל – Platform Designer

ונבחר את ממיר ה-ADC



נבחר שם

New IP Variation

Your IP settings will be saved in a .qsys file.

Create IP Variation

Entity name: **adc0**
 Save in folder: D:\project\pro25\fpga\adc


Target Device

Family: MAX 10
 Device: 10M50DAF484C7G


Info: Your IP will be saved in D:\project\pro25\fpga\adc\adc0.qsys.




OK

נבחר DE10-Lite ו-Channel אחד עם תדר מקור של 50MHz (של הרכיב , הממיר מקבל תדר נמוך יותר של 10MHz)




נבחר את השפה של הרכיב








לחזור ל- QUARTUS




להוסיף קובץ רכיב ה- ADC שנוצר לפרויקט




נפתח קובץ Block Diagram





לסמן כדי ליצור Symbol



ליצור Symbol



נוסיף בסכימת הבלוקים את הרכיב




חיבורים

נחבר הדק clk של 50MHz

נחבר את כניסת ה-Reset (פעיל בגבוה) דרך מהפך ללחצן חיצוני הפעיל בנמוך.

מוצא הממיר נחבר ל-10 לדים מתוך 12 הסיביות של הממיר (10 MSB)



נגדיר פינים ל-10 לדים מתוך 12 (MSB)

Node Name	Direction	Location	I/O Bank	VREF Group	Pin Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Input Protection
CH0[11]	Output	PIN_B11	7	B7_N0	PIN_B11	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[10]	Output	PIN_A11	7	B7_N0	PIN_A11	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[9]	Output	PIN_D14	7	B7_N0	PIN_D14	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[8]	Output	PIN_E14	7	B7_N0	PIN_E14	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[7]	Output	PIN_C13	7	B7_N0	PIN_C13	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[6]	Output	PIN_D13	7	B7_N0	PIN_D13	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[5]	Output	PIN_B10	7	B7_N0	PIN_B10	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[4]	Output	PIN_A10	7	B7_N0	PIN_A10	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[3]	Output	PIN_A9	7	B7_N0	PIN_A9	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[2]	Output	PIN_A8	7	B7_N0	PIN_A8	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[1]	Output				PIN_A12	3.3-V LVTTTL		8mA (default)	2 (default)		
CH0[0]	Output				PIN_H13	3.3-V LVTTTL		8mA (default)	2 (default)		
clk	Input	PIN_P11	3	B3_N0	PIN_P11	3.3-V LVTTTL		8mA (default)			
resetN	Input	PIN_B8	7	B7_N0	PIN_B8	3.3 V ...rigger		8mA (default)			
<<new node>>											

ווצרוב

חיבור תצוגת 7segment של 4 ספרות (0 עד 4095)

נוסיף קובץ VHDL של מפענח תצוגת 7 segment

```

library IEEE;
use IEEE.std_logic_1164.all;

entity bcd_7seg is
    port(LED: out STD_LOGIC_VECTOR (6 downto 0);
          Din: in std_logic_vector(3 downto 0));
end;
architecture arc_7seg of bcd_7seg is

begin

    -- segment encoding
    --      0
    --      ---
    -- 5 |   | 1
    --   --- <- 6
    -- 4 |   | 2
    --   ---
    --      3

    with Din select
    LED <=
    "1111001" when "0001", --1
    "0100100" when "0010", --2
    "0110000" when "0011", --3
    "0011001" when "0100", --4
    "0010010" when "0101", --5
    "0000010" when "0110", --6
    "1111000" when "0111", --7
    "0000000" when "1000", --8
    "0010000" when "1001", --9
    "0001000" when "1010", --A
    "0000011" when "1011", --b
    "1000110" when "1100", --C
    "0100001" when "1101", --d
    "0000110" when "1110", --E
    "0001110" when "1111", --F
    "1000000" when others; --0

end;

```

וקובץ המרה מבינארי לקוד BCD

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity BinToBcd is
    port(Din: in std_logic_vector(11 downto 0); -- 0 to 999
          dig0,dig1,dig2,dig3: out std_logic_vector(3 downto 0));
end;

architecture arc_BinToBcd of BinToBcd is
begin

    process(Din)


        variable temp : integer range 0 to 4095;
        variable dig0_int,dig1_int,dig2_int,dig3_int : integer range 0
to 9;
    begin
        temp:= conv_integer(Din);
        dig0_int:=temp mod 10;
        dig1_int:=(temp/10) mod 10;
        dig2_int:=(temp/100) mod 10;
        dig3_int:=temp/1000;

        dig0<= conv_std_logic_vector(dig0_int,4);
        dig1<= conv_std_logic_vector(dig1_int,4);
        dig2<= conv_std_logic_vector(dig2_int,4);
        dig3<= conv_std_logic_vector(dig3_int,4);

    end process;
end;

```

בגרפי נחבר לפי השרטוט הבא:



נגדיר פינים

in	clk	Input	PIN_P11	3	B3_NO	PIN_P11	3.3-V LVTTTL	8mA (default)		
out	HEX0[6]	Output	PIN_C17	7	B7_NO	PIN_C17	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[5]	Output	PIN_D17	7	B7_NO	PIN_D17	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[4]	Output	PIN_E16	7	B7_NO	PIN_E16	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[3]	Output	PIN_C16	7	B7_NO	PIN_C16	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[2]	Output	PIN_C15	7	B7_NO	PIN_C15	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[1]	Output	PIN_E15	7	B7_NO	PIN_E15	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX0[0]	Output	PIN_C14	7	B7_NO	PIN_C14	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[6]	Output	PIN_B17	7	B7_NO	PIN_B17	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[5]	Output	PIN_A18	7	B7_NO	PIN_A18	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[4]	Output	PIN_A17	7	B7_NO	PIN_A17	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[3]	Output	PIN_B16	7	B7_NO	PIN_B16	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[2]	Output	PIN_E18	6	B6_NO	PIN_E18	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[1]	Output	PIN_D18	6	B6_NO	PIN_D18	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX1[0]	Output	PIN_C18	7	B7_NO	PIN_C18	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[6]	Output	PIN_B22	6	B6_NO	PIN_B22	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[5]	Output	PIN_C22	6	B6_NO	PIN_C22	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[4]	Output	PIN_B21	6	B6_NO	PIN_B21	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[3]	Output	PIN_A21	6	B6_NO	PIN_A21	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[2]	Output	PIN_B19	7	B7_NO	PIN_B19	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[1]	Output	PIN_A20	7	B7_NO	PIN_A20	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX2[0]	Output	PIN_B20	6	B6_NO	PIN_B20	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[6]	Output	PIN_E17	6	B6_NO	PIN_E17	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[5]	Output	PIN_D19	6	B6_NO	PIN_D19	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[4]	Output	PIN_C20	6	B6_NO	PIN_C20	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[3]	Output	PIN_C19	7	B7_NO	PIN_C19	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[2]	Output	PIN_E21	6	B6_NO	PIN_E21	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[1]	Output	PIN_E22	6	B6_NO	PIN_E22	3.3-V LVTTTL	8mA (default)	2 (default)	
out	HEX3[0]	Output	PIN_F21	6	B6_NO	PIN_F21	3.3-V LVTTTL	8mA (default)	2 (default)	
in	resetN	Input	PIN_B8	7	B7_NO	PIN_B8	3.3 V Sc... Trigger	8mA (default)		

ונצורב